Abstract -Increasing load densities are leading to higher fault currents that may exceed the ratings of current circuit breakers. In addition, computer-controlled equipment is more susceptible to power supply disturbances of relatively long durations. So, there is a need for a new piece of equipment which is able to interrupt fault currents before reaching their first maximum peak isolating very fast faulted sections of a distribution system. Solid-state fault current limiters (SSFCL) have been proposed as a solution to accomplish the above, and thus, as a substitute for slow-operating electromechanical circuit breakers. The design of a silicon carbide fault current limiter with high voltage blocking capability and the subsequent testing at a 15-kV test facility are addressed in this paper. The semiconductor devices of this series-connected SSFCL are custom packaged silicon carbide super gate turnoff thyristors and SiC PIN diodes. The 4.16-kV experimental tests illustrate the performance of the proposed SSFCL and demonstrate the potential for deploying them in distribution systems.
INTRODUCTION
The expansion of the electric power distribution grid, particularly in metropolitan areas, has resulted in higher fault currents. Failure to interrupt these fault currents may cause power system instabilities or even trigger a blackout. Concurrently, automation equipment increasingly used in commercial and industrial applications are more susceptible to voltage disturbances like sags caused by faults in adjacent distribution feeders. Traditional solutions to high fault currents like splitting distribution buses and using highimpedance transformers have several drawbacks [1] . Standard protective devices with multiple vendors in the space like 15-kV circuit breakers are mostly limited to 63 kA of symmetrical interrupting current. With the advances of new semiconductor materials in recent years, fault current limiters (FCL) based on semiconductor devices have become a promising solution for the above issues [2] - [5] . There are two main FCL technologies: superconducting [3] (which is beyond the scope of this paper) and solid-state [4] .
Compared to the most popular silicon (Si) semiconductor devices, silicon carbide (SiC) wide bandgap material exhibits several advantages which are very relevant for solid-state fault current limiter (SSFCL) applications intended for distribution systems [5] : higher blocking voltages, greater current densities, higher operating temperatures, and faster switching speeds which leads to smaller volumes. Many SSFCL topologies are described, but thus far, most of the work in [1] is still in the conceptual stages of research and development due to the technical complexity, cost and lack of test facilities. This paper describes a SSFCL from the package design to module construction followed by 4.16-kV power distribution system verification tests. The paper is thus organized as follows. The process and considerations for designing the unique SiC SSFCL based on SiC super gate turn-off thyristors (SGTOs) are addressed in Section II [6] . The SSFCL control concept is briefly explained in Section III using Matlab/Simulink TM simulations. The 4.16-kV test facility for the SSFCL is described in Section IV. The experimental results are described and evaluated in Section V. The conclusions are summarized in Section VI.
II. TOPOLOGY SELECTION FOR DC-DC CONVERTER
The design efforts for the SSFCL include the selection of semiconductor devices, topology selection, package development, control algorithm implementation and thermal management. As usual, care must be taken through each phase of the design and prototype fabrication.
The SiC SGTO die manufactured by CREE was ultimately chosen as the main component for the SSFCL switching positions because it has better short circuit capability when compared to current IGBT and MOSFET devices, and requires a less complicated auxiliary turn-off circuit when compared to SCR devices [5] , [7] . The characteristics of the 8 mm × 8 mm die are shown in Table I . The selected SGTO is able to block a forward voltage up to 8 kV but has very limited reverse-blocking capability (17 V in this case). A SiC PIN diode, which can provide reverseblocking voltage capabilities up to 10 kV, is connected in series with the SGTO as illustrated in Fig. 1 (a) [6] . PSP and NSP are the positive and negative switching positions for conducting currents in both directions.
The recommended current capability of the manufactured single SGTO die is around 50 A. Paralleling of several devices is required to meet normal operating currents in distribution systems (i.e., a few hundred Amperes). One of the most challenging aspects of the SSFCL power module design is device paralleling and current sharing. Compared to Si devices, the faster turn-on and turn-off speeds of SiC devices make the paralleling more difficult. Unlike most mature Si devices having positive temperature coefficients, the SiC SGTO has a negative temperature coefficient, which means the higher the temperature the lower its on resistance. This caused problems when paralleling devices in this SSFCL design [8] , [9] . A SiC resistor which has linear positive temperature coefficient (60 mΩ at 45˚C and 200 mΩ at 200˚C) was added in series with each SiC semiconductor device as shown in Fig. 1 (b) . There are n (n = 1, 2, …) SiC SGTOs (S1, S2,…,Sn ) and n SiC resistors packaged into a single module. Each device is expected to share the current without much deviation. Fig. 2 (a) illustrates a package example of n = 8. Fig. 2 (b) and (c) show package examples of the SiC SGTO module and the SiC diode module for n = 1, respectively. The custom packaged SiC SGTO and SiC PIN diode devices passed the Hi-pot test up to 8 kV and 10 kV, respectively, before using them for interrupting the load current [10] .
A positive pulse current flow from the gate is needed to turn on the SGTO and a negative pulse current flow from the gate is needed to turn off the SGTO. The custom built SGTO gate driver boards which have 10-kV galvanic isolation capability are described in [6] . There is one turn-on gate driver board and one turn-off gate driver board for each switching position. Due to the inductance which exists in the circuit, the transient high voltage caused by high di/dt during the SGTO turn-off interval becomes even worse when the power factor is low. Thus, a snubber circuit, which includes an MOV and an RC circuit as explained in [10] , is necessary for protecting the SiC devices during turn-off from these overvoltage conditions.
The low voltage dc turn-on and turn-off characteristics of devices were tested prior to the 4.16-kV system test to evaluate the current sharing capabilities of the developed power modules. The test setup consisted of two paralleled SGTO modules (n = 1) connected in series with two paralleled diode modules (n = 1) to make one unidirectional switching position in this test. An adjustable dc voltage supply and a fixed RL load with inductance/resistance ratio 0.3 based on a fundamental frequency of 60 Hz are used to produce various currents. The SGTO current waveforms (CH3 and CH4) shown in Fig. 3 demonstrate the current sharing performance. There is an acceptable deviation between the two devices (10.2 A and 9.8 A). CH1 shows the signal of the microcontroller for turnon (50 µs, in Fig. 3 (a) ) and turn-off (20 µs, in Fig. 3 (b) ), respectively. CH2 is the current flow into the SGTO gate. The SGTO can block the current within 10 µs. Because the SGTO needs to turn on at the line-frequency in normal conditions, the SGTO turn-on gate current is designed to be much smaller than the turn-off gate current which helps reduce the heat dissipation of the turn-on gate driver board. Because the maximum dc voltage applied at this test is only 10 V, the turn-on time is 4 ms which will be much shorter when it operates in the 4.16-kV test. The turn-off gate current is designed to be much higher (up to 70% of anode current) than the turn-on gate current by using a smaller resistance in the turn-off gate driver board [11] . During the turn-off interval, a large amount of energy stored in the system's inductance is dissipated in the snubber circuit. However, this turn-off process only occurs when an overcurrent condition is detected. Frequently-reoccurring turn-off operations such as PWM in motor drive applications do not occur with the SSFCL, so it operates within the safe thermal region.
III. SSFCL CONTROL CONCEPT
After explaining the intrinsic topology of the SSFCL, this section briefly describes a control method for the proposed SSFCL, and illustrates SSFCL applications in a distribution system by the Matlab/Simulink TM example shown in Fig. 4 . Unlike the electromechanical CB and recloser, which can only open the fault current after the voltage goes across zero (usually the operating time is longer than half the fundamental-cycle), all SSFCLs are expected to open the fault current under a quarter cycle [2] . In the case of the proposed SiC SGTO, the turn-off time is negligible compared with the period of the line frequency (tens of microseconds versus 16.67 milliseconds).
It is well-known that most of the faults in distribution systems are temporary faults which quickly clear themselves. The SSFCL microcontroller generates a fault current signal when detecting a value greater than a defined current threshold. The SSFCL not only limit the fault current by turning off the SGTOs but also determine whether the fault is permanent or temporary by a "soft" method: after a few cycles of temporarily blocking the current flow by not firing, the SGTO turn-on signals, the SSFCL goes into a phase-control mode [2] . The phase control decreases the firing angle of the SGTO turn-on signals by a defined step (e.g., 5° per cycle in the simulation example) every subsequent line-frequency cycle from 180° to 0° for letting the current slowly increase from zero back to normal conditions. If the current is again greater than the threshold value during the phase-control period, depending on different fault protection schedules, the SSFCL can either go into permanent blocking mode which assumes the fault is permanent or wait a specified period of time before moving into the next phase-control period.
The 4.16-kV SSFCL is located at the outgoing feeder of a 4.16-kV distribution substation as shown in Fig. 4 . The upstream inductance L s , which includes the inductances of the power system and distribution transformer, is assumed to be 0.1 pu, the inductance of the distribution feeder L l is assumed to be 0.01 pu, and the inductive load Z L has a current magnitude of 0.9 pu with a lagging power factor of 0.8. The above parameters represent a common operation scenario of the power distribution line. A fault is located at the distribution line near the load Z L as shown in Fig. 4 . The magnitude of the fault current is considered to be 10 pu without a SSFCL.
When the SSFCL is in its normal condition, the controller generates a turn-on pulse for the PSP SGTOs after it detects the positive zero crossing of the line-to-ground voltage and generates a turn-on pulse for the NSP SGTOs after it detects the negative zero crossing voltage. The simulation voltage (blue) and current (black) waveforms in Matlab/Simulink TM are shown in Fig. 5 . The SSFCL operates in the normal condition in the time interval between 0 and t 1 = 0.2 s. The red signal is the fault as shown in Fig. 5 (a) . There is a temporary fault at t 1 = 0.2 s which lasts for 0.01 s and a permanent fault occurs at t 4 = 0.8 s. The fault current threshold in this example is set to be 2 pu. The voltage and current waveforms using a smaller time scale around the time t 1 when the overcurrent occurs are shown in Fig. 5 (b) . In order to wait for the fault to potentially clear itself, the SSFCL goes into the short blocking mode where the number of blocking cycles n bk can be modified (in this example n bk = 4). The short blocking period is between t 1 and t 2 . After t 2 the SSFCL goes into the phase-control mode where it decreases the SGTO firing angle from 180° to 90° at a decrement degree deg dct = 5° per line-frequency cycle. Because no overcurrent is detected during the phase-control mode, which means the temporary fault is gone, the SSFCL goes back into the normal operation mode again at t 3 where the firing angle is 90° and the line current has its maximum value. The permanent fault scenario is illustrated in the same simulation: a fault occurs at the same location at t 4 . Similar to the temporary fault response, the SSFCL goes first into the short blocking mode (t 4 to t 5 ), and then into phase-control mode. However, the overcurrent is detected again at t 6 because the fault still exists in the system as shown in Fig. 5 (c) in a smaller time scale. The controller generates the turn-off signal again at t 6 locking the SSFCL into the permanent blocking mode. As shown in Fig. 5 (a) , the line current has a damped dc component between t 3 and t 4 due to the unbalanced volt-second applied into the system's inductor during the phase-control period. The current oscillations of overcurrent at t 1 , t 4 and t 6 are actually smaller in the real test because the effects of the nonlinear snubber MOV are difficult to be modeled precisely in the Matlab/Simulink TM simulation.
The basic advantages of the SSFCL's phase-control are illustrated clearly in the example: the line current of the power distribution system is limited to around 2 pu; the fault is able to be classified as a temporary or permanent fault. In order to configure the SSFCL to cooperate with various power system protective devices, such as fuses, CBs, recloser, the number n bk and degreed deg dct can be adjusted for achieving different coordination methods [2] . Also, additional iterations of the phase control can be applied before it goes into the permanent blocking mode. The case described in this section is just a simple example because a more realistic coordinating methodology is beyond the scope of this paper. Simulation results of the SSFCL.
IV. DISTRIBUTION SYSTEM TEST FACILITY
The single-phase SSFCL was tested at the National Center for Reliable Electric Power Transmission (NCREPT) 3x2-MW 15-kV test facility. The 4.16-kV circuit used for the test is shown in Fig. 6 (a) ; the different rated voltages of the setup are indicated. The 750-kVA variable-voltage variablefrequency (VVVF) 480-V ac power supply is a back-to-back three-phase IGBT-based power converter which is able to provide variable output ac voltages for testing. Transformers T 1 and T 6 are 2.5 MVA 480V-13.8/4.16kV power transformers; T 1 is used to step up the VVVF output voltage to 4.16-kV and T 6 is used to step down the voltage for a 750 kW resistive load bank rated at 480 V. The load bank was remotely controlled to simulate a "fault condition" by varying load current. With this capacity, the SSFCL is able to be tested at lower voltages during the initial test (for example, VVVF can produce 100 V ac to the test circuit so the voltage which appears at the SSFCL is 867 V). The function of the bypass circuit breaker BPS in Fig. 1 is to avoid potential initial inrush current of transformer T 6 flowing through SSFCL when energized. . 2 ). All modules are placed on a cooling plate, 5 is the snubber circuit whose topology is shown in Fig. 1, 6 is the remote controller of the load bank, and 7 is a water cooling system.
V. HARDWARE EXPERIMENTAL RESULTS
The FCL, as it was named, is expected to limit the current to safe levels when a fault current is detected. In this hardware experiment, taking into account the 50 A current rating of a SGTO die, the overcurrent threshold was initially set at 18 A which implies that the SSFCL should turn off the current if the instantaneous current is greater than the threshold value.
CH1 (yellow-top plot) in all four figures of Fig. 7 are the microcontroller signals that enable the turn-off driver boards, which are not triggered during the normal condition. Line-toground voltages of the 4.16-kV test under normal operation are illustrated in Fig. 7 (a) . CH2 (blue), CH3 (pink) and CH4 (green) are the positive switching position (PSP) voltages of the SGTO anode, SGTO cathode (also diode anode) and diode cathode referred to the ground. The math channel (red) shows the differential voltage between CH2 and CH4 which is the voltage across the SSFCL. Fig. 7 (a) The current waveforms of the normal operation are shown in Fig. 7 (b) . CH3 is the turn-on gate current for both PSP and NSP, CH2 is the PSP current i PSP , and CH4 is the full current i a goes through the SSFCL which includes currents of both i PSP and i NSP . Fig. 7 (c) shows the same current waveforms as Fig. 7 (b) but during the overcurrent scenario when the load bank simulates a fault current condition by increasing the drawn current. The oscilloscope records the overcurrent waveforms by setting the trigger at the falling edge of CH1. The peak current value before the SSFCL interrupts it is 18.2 A.
The hardware results verify that the overcurrent was successfully blocked in a desired time period (less than 40 µs as obtained from the oscilloscope data) within the 4.16-kV testing environment. Because the current of the testing circuit has nearly unity power factor, there is no significant current oscillation during the turn-off scenario. CH2 and CH3 are the currents of two different paralleled SGTO modules as shown in Fig. 7 (d) . It demonstrates the current sharing performance of two modules. At the turn-off moment, the CH2 has a peak current value of 8.6 A and CH3 has a peak current value of 9.1 A. The current sharing error at this moment is 5.5% which is considered to be an acceptable result. Because of the low losses of the SiC devices and the 10-ton water cooling system available at NCREPT, the SiC module surface temperature remains below 15 °C as indicated by an infrared camera.
VI. CONCLUSIONS
A 4.16-kV SiC SSFCL intended for electric power distribution system applications was presented in this paper. The package design, control method, system simulations and 4.16-kV test processes were addressed. The SSFCL succeeded in blocking an overcurrent at 4.16-kV test facility within 40 µs. With more devices packaged in a single SSFCL device, it is potentially able to meet the current levels in distribution systems. The SiC SGTO-based SSFCL could be a competitive candidate for FCL applications in the next generation of electric power distribution systems. As more SiC devices are developed and become commercially available, the SiC SSFCL could improve the reliability and flexibility of future energy grids.
